Distributed Reconfiguration of Fault Tolerant VLSI Mulipipeline Arrays with Constant Interstage Path Lengths
نویسندگان
چکیده
A new fault tolerant multipipeline array architecture and its diagnosis/reconfiguration algorithm will be presented. This multipipeline array design methodology is characterized by constant, fault distribution independent interstage path lengths. Other features include a low hardware overhead and a high survival rate when it is compared to existing approaches.
منابع مشابه
Towards a Strongly Fault Tolerant VLSI Processor Array
In this paper a novel methodology to achieve fault tolerance in VLSI Array Processors is proposed. A “Fence” based approach is adopted in which the logic array is partitioned and spares are distributed along the boundary of the active array. The emulator as in conventional fault tolerance techniques takes care of fault mapping and reconfiguration. The latency, reconfiguration interconnect lengt...
متن کاملComputer-aided modeling and evaluation of reconfigurable VLSI processor arrays with VHDL
In this paper, we present an integrated computeraided design environment, the VAR (VHDL-based Array Reconfiguration) system, for the tasks of design, reconfiguration, simulation, and evaluation in an architecture modeled by VHDL. An easily diagnosable and reconfigurable two-dimensional defect-tolerant PE-switch lattice array is used as an example to illustrate the methodology of VAR. VAR allows...
متن کاملReconfiguration In 3D Meshes - Defect and Fault Tolerance in VLSI Systems, 1994. Proceedings., The IEEE International Workshop on
The 1: track model for fault tolerant 2 0 processor arrays is extended to 30 mesh architectures. Non-intersecting, continuous, straight and non-near miss compensation paths are considered. It is shown that when six directions in the 30 mesh are allowed for compensation paths, then switches with 13 states are needed to preserve the 30 mesh topology after faults. It is also shown that switch reco...
متن کاملFunctional Reconfiguration for Fault-tolerance: a New Approach
Reliability and speed are two main requirements of a VLSI design. Rapidly increasing device densities cause serious reliability concerns that have been mostly addressed using fault reconfiguration. Another kind of reconfiguration, is functional reconfiguration, which is widely used to provide a better performance by improving the processor-application match. Though fault reconfiguration and fun...
متن کاملFault-Tolerant Distributed Algorithms on VLSI Chips
The Dagstuhl seminar 08371 on Fault-Tolerant Distributed Algorithms on VLSI Chips was devoted to exploring whether the wealth of existing fault-tolerant distributed algorithms research can be utilized for meeting the challenges of futuregeneration VLSI chips. Participants from both the distributed fault-tolerant algorithms community, interested in this emerging application domain, and from the ...
متن کامل